A 1000 FPS at 128/spl times/128 vision processor with 8-bit digitized I/O
نویسندگان
چکیده
منابع مشابه
1000 fps Visual Servoing on the Reconfigurable Wide SIMD Processor
Visual servoing has been proven to obtain better performance than encoders at comparable cost. However, the often computationally intensive vision algorithms and the ever growing demands for higher frame rate make its realization very challenging. This paper demonstrated the feasibility of achieving high frame-rate visual servoing applications on the wide Single-Instruction-MultipleData (SIMD) ...
متن کامل1.5 bit-per-stage 8-bit Pipelined CMOS A/D Converter for Neuromophic Vision Processor
Neuromorphic vision processor is an electronic implementation of vision algorithm processor on semiconductor. To image the world, a low-power CMOS image sensor array is required in the vision processor. The image sensor array is typically formed through photo diodes and analog to digital converter (ADC). To achieve low power acquisition, a low-power mid-resolution ADC is necessary. In this pape...
متن کاملA 100,000 fps Vision Sensor with Embedded 535GOPS/W 256x256 SIMD Processor Array
A vision chip operating with 1.9pJ/OP efficiency has been fabricated in 0.18μm CMOS. Each of the 256x256 pixel-processors (dimensions 32x32μm), contains 14 binary and 7 analog S2I registers coupled to a photodiode, an arithmetic logic unit, diffusion and asynchronous propagation networks. At the chip’s periphery, facilities exist to allow pixel address extraction, analog or digital readout. The...
متن کاملMultiprecision Division on an 8-bit Processor
Small processors can be especially useful in massively parallel architectures. This paper considers multiprecision division algorithms on an 8-bit processor (the Kestrel processor, currently in fabrication) that includes a small amount of memory and an 8-bit multiplier. We evaluate several variations of the Newton-Raphson reciprocal approximation methods for use with division. Our final singlep...
متن کاملHigh Data Rate 8-Bit Crypto Processor
This paper describes a high data rate 8-bit Crypto Processor based on Advanced Encryption Standard (Rijndael algorithm). Though the algorithm requires 32-bit wide data path but our novel mix-column architecture makes the algorithm works in a true byte systolic fashion. Initial stages are merged to remove dependency of completion of these stages on mix-column stage. It has resulted in the optimi...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Journal of Solid-State Circuits
سال: 2004
ISSN: 0018-9200
DOI: 10.1109/jssc.2004.829931